In this study, the effects of back-gate bias on the subthreshold swing (S) of a tunnel field-effect transistor (TFET) were discussed. The electrostatic characteristics of the back-gated TFET were obtained using technology computer-aided design (TCAD) simulation and were explained using the concepts of turn-on and inversion voltages. As a result, S decreased, when the back-gate voltage increased; this behavior is attributed to the resultant increase in inversion voltage. In addition, it was found that the on-off current ratio of the TFET increased with a decrease in S due to the back-gate voltage.
Introduction
A continuous scaling of metal-oxide-semiconductor field-effect transistors (MOSFETs) has enabled integrated circuit (IC) chips to be fabricated with more functionality and at a lower cost [1, 2] . Currently, multi-gated (MG) FETs (e.g., FinFETs) have replaced conventional FETs, which face a physical limit on scaling owing to short-channel effects [3] . Moreover, FinFETs also have a theoretical limit on subthreshold swing (S), since they are based on Boltzmann statistics as well. Therefore, a decrease in power consumption through the maintenance of a high on-off current ratio (I on /I off ) is a huge technical challenge for future complementary MOS (CMOS) technology.
A tunnel FET (TFET) has been regarded as one of the most promising candidates for the next-generation low-power devices, because it can achieve a subthreshold swing of 60 mV/decade at room temperature [4, 5] . Most studies about TFETs have mainly focused on improving their performance in terms of I on , S, etc. by changing their structures and materials of devices [6] [7] [8] [9] . Moreover, most TFETs use silicon-on-insulator (SOI) structures; therefore, it is very important to understand how a back-gate bias (V bg ) affects the operation of TFETs. A few studies have reported that back-gate biases change the transfer characteristics of TFETs [8, 10] . However, no in-depth analysis has yet been conducted on how a back-gate bias affects S specifically. Therefore, in this study, the subthreshold characteristics of a back-gated TFET are extensively analyzed by means of technology computer-aided design (TCAD) simulation. Through this simulation, it is shown, for different back-gate biases, the channel potential changes with gate bias, along with the mechanism behind this change. The results thus obtained were used to analyze the influence of back-gate bias on the transfer characteristics of the TFET, especially the subthreshold swing.
is also separated from the Ge channel, using the same thickness of SiO2 to prevent the substrate 48 leakage current, through the forward-biased source to the substrate junction; in this case, the 49 substrate is negatively biased. The work functions for both the top and back gates are 4.05 eV. The 50 other device design parameters are summarized in Table 1 . In order to rigorously examine the BTBT 51 behavior, a dynamic nonlocal BTBT model was used for TCAD simulation after calibration [11, 12] .
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In addition, both indirect and direct BTBTs were considered in this simulation [7, 9, 11] . respectively. Two noteworthy phenomena were discussed below.
59
First, a comparison of Figure 2a ,b clarified that a higher Vds contributed to a lower minimum S.
60
Furthermore, it was also observed that, as Vds increased, the channel inversion voltage (Vinv) 61 increased. Vinv is defined as the value of Vtg required for the formation of an inversion layer [9] . It was 62 observed that, similar to those of MOSFETs, the surface potential of the TFET rarely changed after 63 an occurrence of channel inversion (Vtg ≥ Vinv). However, it was observed that the Vinv of the TFET 64 was unaffected by the gate-to-source voltage (Vgs), but it was determined by the gate-to-drain Figure 2a ,b, respectively. Two noteworthy phenomena were discussed below.
Results and Discussions
First, a comparison of Figure 2a ,b clarified that a higher V ds contributed to a lower minimum S. Furthermore, it was also observed that, as V ds increased , the channel inversion voltage (V inv ) increased. V inv is defined as the value of V tg required for the formation of an inversion layer [9] . It was observed that, similar to those of MOSFETs, the surface potential of the TFET rarely changed after an occurrence of channel inversion (V tg ≥ V inv ). However, it was observed that the V inv of the TFET was unaffected by the gate-to-source voltage (V gs ), but it was determined by the gate-to-drain voltage (V gd ) instead. Moreover, an increase in V ds also increased V inv , while the change in turn-on voltage (V on ) was negligible during the first occurrence of the BTBT. Due to this, the gate-to-channel coupling for high V ds was stronger than that for low V ds , which further resulted in a smaller S compared with that for low V ds . 
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In order to analyze these phenomena, the change in surface potential (Δφs) of the back-gated
81
TFET as a function of Vtg was examined, as shown in Figure 4 . Δφs was extracted as the change in 82 surface potential with respect to Vtg sweep starting from −0.4 V. As shown, for small values of Vtg, the 83 surface potential was linearly proportional to it. However, as Vtg further increased, the surface 84 potential became saturated. This behavior is attributed to the formation of an inversion layer, which 85 decouples the Vtg with the surface potential [13] . Owing to the screening of the Vtg by the inversion 86 charges at the channel, the surface potential could not be increased any further. As a result, the BTBT 87 barrier width (i.e., BTBT probability) was almost fixed, and Id became slightly saturated, which 88 resulted in a distinct degradation of S with the increase in Vtg, as shown in Figure 2 . An interesting 89 phenomenon observed in Figure 4 is that the saturation point of the surface potential was pulled Second, the insets of both Figure 2a ,b indicate that S was improved as the amount of V bg increased. As shown, if the amount of V bg was increased up to 2 V, S was decreased from 84 to 77 mV/dec for V ds = 0.05 V and from 74 to 68 mV/dec for V ds = 0.5 V. In addition, Figure 3a ,b depict the change in ratio (I on /I off ) of the on-state current (I on ) and the off-state current (I off ) with increasing amount of V bg . The I on and I off are defined as I d at V tg = 1.0 V and V tg = 0 V, respectively. As mentioned earlier, due to the improved S by increasing the amount of V bg , the I on /I off increased by 144% and 126% for V ds of 0.05 and 0.5 V, respectively. 
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81
TFET as a function of Vtg was examined, as shown in Figure 4 . Δφs was extracted as the change in 82 surface potential with respect to Vtg sweep starting from −0.4 V. As shown, for small values of Vtg, the 83 surface potential was linearly proportional to it. However, as Vtg further increased, the surface 84 potential became saturated. This behavior is attributed to the formation of an inversion layer, which 85 decouples the Vtg with the surface potential [13] . Owing to the screening of the Vtg by the inversion 86 charges at the channel, the surface potential could not be increased any further. As a result, the BTBT 87 barrier width (i.e., BTBT probability) was almost fixed, and Id became slightly saturated, which 88 resulted in a distinct degradation of S with the increase in Vtg, as shown in Figure 2 . An interesting 89 phenomenon observed in Figure 4 is that the saturation point of the surface potential was pulled In order to analyze these phenomena, the change in surface potential (∆ϕ s ) of the back-gated TFET as a function of V tg was examined, as shown in Figure 4 . ∆ϕ s was extracted as the change in surface potential with respect to V tg sweep starting from −0.4 V. As shown, for small values of V tg , the surface potential was linearly proportional to it. However, as V tg further increased, the surface potential became saturated. This behavior is attributed to the formation of an inversion layer, which decouples the V tg with the surface potential [13] . Owing to the screening of the V tg by the inversion charges at the channel, the surface potential could not be increased any further. As a result, the BTBT barrier width (i.e., BTBT probability) was almost fixed, and I d became slightly saturated, which resulted in a distinct degradation of S with the increase in V tg , as shown in Figure 2 . An interesting phenomenon observed in Figure 4 is that the saturation point of the surface potential was pulled back when V bg was applied. The channel potential was well-controlled by V tg before the saturation region, which explained the improvement in S with a larger |V bg |. 
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In order to confirm the dependence of S on Vbg more quantitatively, the values of Vinv were 96 extracted from the gate capacitance (Cg) and Vtg relationship for different values of Vbg, as shown in 97 Figure 5a , and were further compared with Von, as shown in Figure 5b . By referring to [14] , the values tunneling. In the absence of Vbg, Vinv was found to be lower than Von, as shown in Figure 5b . This 114 meant that, in this case, it was hard for direct tunneling to take place, because of the already formed 115 inversion layer, which screened the electric field. In contrast, when a negative Vbg was applied, Vinv 116 became larger, while Von remained the same, as shown in Figure 5b . Therefore, the direct tunneling 117 between the source and the channel became dominant after the turn-on point of the transistor.
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Moreover, S was kept at a low level, until the coupling between the Vtg and the surface potential 119 became weaker due to the formation of the inversion layer. As a result, the voltage window between 120 Von and Vinv was found to be the determining factor for the subthreshold characteristics of TFETs.
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Furthermore, this is the reason why a lower S can be obtained in back-gated TFETs compared to that In order to confirm the dependence of S on V bg more quantitatively, the values of V inv were extracted from the gate capacitance (C g ) and V tg relationship for different values of V bg , as shown in Figure 5a , and were further compared with V on , as shown in Figure 5b . By referring to [14] , the values of V inv were extracted from the first extremums of the second derivative of the C g -V tg curves. The extraction method is a concept of extracting the V th of an MOESFET similar to the maximum transconductance (g m,max ) method; and the extraction equation was written as below:
As a result, the larger extremum points were obtained, when higher values of |V bg | were applied, which meant the higher V tg was required for the channel inversion. Because the better gate controllability was secured before the formation of the inversion layer, the higher value of V inv means that the region of steeper transfer characteristics was expanded. The top-gate controllability improvement by the back-gate bias can be explained with the energy band diagrams of a single-gate device and a double-gate device, as shown in Figure 5c .
Considering the definitions of V inv and V on , the mechanism of the change in S with respect to the amount of V bg can be understood by comparing the values of V inv and V on . As clearly observed from Figures 2a and 5b , V on did not vary for different values of V bg , and the transistor was turned on for the same value of V tg (−0.04 V). Since the energy level of the Γ valley of Ge for direct tunneling is 0.14 eV higher than that of the L valley, where indirect tunneling occurred, it is necessary to change the surface potential, even after the turn-on point of the transistor V on , in order to improve S using direct tunneling. In the absence of V bg , V inv was found to be lower than V on , as shown in Figure 5b . This meant that, in this case, it was hard for direct tunneling to take place, because of the already formed inversion layer, which screened the electric field. In contrast, when a negative V bg was applied, V inv became larger, while V on remained the same, as shown in Figure 5b . Therefore, the direct tunneling between the source and the channel became dominant after the turn-on point of the transistor. Moreover, S was kept at a low level, until the coupling between the V tg and the surface potential became weaker due to the formation of the inversion layer. As a result, the voltage window between V on and V inv was found to be the determining factor for the subthreshold characteristics of TFETs. Furthermore, this is the reason why a lower S can be obtained in back-gated TFETs compared to that in conventional TFETs. 
Conclusions
In this study, using the TCAD simulation, it was confirmed that the subthreshold characteristics of a TFET can be improved by introducing a back-gate bias, compared to those of conventional TFETs. The impact of V bg on S was discussed using the concepts of V on and V inv . A V bg value of −2 V can help reduce S of the TFET with L gate = 50 nm. For V ds = 0.05 V, an improvement in S by −7 mV/dec was achieved. In addition, the minimum S value of 68 mV/dec was obtained at V ds = 0.5 V for V bg = −2 V. Moreover, an improvement in transfer characteristics, which was caused by the back-gate voltage, was confirmed by an increase of 126% in on-off current ratio at V ds = 0.5 V for V bg = −2 V. Considering the applications of TFETs as a low-power device, the back-gated TFET structure can be one of the strategies for achieving better performance.
